


Micro Processor & Controller

Interrupts & PIE

Interrupt - Summary

In System Programming, an **interrupt** is a signal to the processor emitted by hardware or software indicating an event that needs immediate attention. An interrupt alerts the processor to a high-priority condition requiring the interruption of the current code the processor is executing. The processor responds by suspending its current activities, saving its state, and executing a function called an interrupt handler (or an interrupt service routine, ISR) to deal with the event. This interruption is temporary, and, after the interrupt handler finishes, the processor resumes normal activities. There are two types of interrupts: hardware interrupts and software interrupts.

Interrupt - Source



C28 Interrupts

Overview of the PIE Controller

The 28x CPU supports one nonmaskable interrupt (NMI) and 16 maskable prioritized interrupt requests (INT1-INT14, RTOSINT, and DLOGINT) at the CPU level. The 28x devices have many peripherals and each peripheral is capable of generating one or more interrupts in response to many events at the peripheral level. Because the CPU does not have sufficient capacity to handle all peripheral interrupt requests at the CPU level, a centralized peripheral interrupt expansion (PIE) controller is required to arbitrate the interrupt requests from various sources such as peripherals and other external pins.

The PIE vector table is used to store the address (vector) of each interrupt service routine (ISR) within the system. There is one vector per interrupt source including all MUXed and nonMUXed interrupts. You populate the vector table during device initialization and you can update it during operation.

Int1 – Int12 → PIE

C28 Interrupts Memory Vectors


Block Start Address		On-Chip Memory		External Memory XINTF		
		Data Space	Prog Space	Data Space	Prog Space	
Low 64K (24x/240x Equivalent Data Space)	0x00 0000	M0 Vector - RAM (32 x 32) (Enable if VMAP = 0)		Reserved		
	0x00 0040	M0 SARAM (1K x 16)				
	0x00 0400	M1 SARAM (1K x 16)				
	0x00 0800	Peripheral Frame 0	Reserved			
	0x00 0D00	PIE Vector - RAM (256 x16) (Enabled if VMAP = 1, ENPIE =1)				
	0x00 0E00	Peripheral Frame 0				
	0x00 2000	Reserved		XINTF Zone 0 (4K x 16, XZCS0) (Protected) DMA Accessible		
	0x00 5000	Peripheral Frame 3 (Protected) DMA Accessible	Reserved		0x00 4000	
	0x00 6000	Peripheral Frame 1 (Protected)			0x00 5000	
	0x00 7000	Peripheral Frame 2 (Protected)				
	0x00 8000	L0 SARAM (4K x16, Secure Zone Dual Mapped)		Reserved		
	0x00 9000	L1 SARAM (4K x 16, Secure Zone Dual Mapped)				
	0x00 A000	L2 SARAM (4Kx16, Secure Zone, Dual Mapped)				

0x00 4000

0x00 5000

Peripheral Interrupt Enable (PIE)

Figure 6-1. Overview: Multiplexing of Interrupts Using the PIE Block



12 x 8 = 96 Interrupts

PIE Vector Table

Table 6-4. PIE MUXed Peripheral Interrupt Vector Table

	INTx.8	INTx.7	INTx.6	INTx.5	INTx.4	INTx.3	INTx.2	INTx.1
INT1.y	WAKEINT (LPM/WD) 0xD4E	TINT0 (TIMER 0) 0xD4C	ADCINT (ADC) 0xD4A	XINT2 Ext. int. 2 0xD48	XINT1 Ext. int. 1 0xD46	Reserved - 0xD44	SEQ2INT (ADC) 0xD42	SEQ1INT (ADC) 0xD40
INT2.y	Reserved - 0xD5E	Reserved - 0xD5C	EPWM6_TZINT (ePWM6) 0xD5A	EPWM5_TZINT (ePWM5) 0xD58	EPWM4_TZINT (ePWM4) 0xD56	EPWM3_TZINT (ePWM3) 0xD54	EPWM2_TZINT (ePWM2) 0xD52	EPWM1_TZINT (ePWM1) 0xD50
INT3.y	Reserved - 0xD6E	Reserved - 0xD6C	EPWM6_INT (ePWM6) 0xD6A	EPWM5_INT (ePWM5) 0xD68	EPWM4_INT (ePWM4) 0xD66	EPWM3_INT (ePWM3) 0xD64	EPWM2_INT (ePWM2) 0xD62	EPWM1_INT (ePWM1) 0xD60
INT4.y	Reserved - 0xD7E	Reserved - 0xD7C	ECAP6_INT (eCAP6) 0xD7A	ECAP5_INT (eCAP5) 0xD78	ECAP4_INT (eCAP4) 0xD76	ECAP3_INT (eCAP3) 0xD74	ECAP2_INT (eCAP2) 0xD72	ECAP1_INT (eCAP1) 0xD70
INT5.y	Reserved - 0xD8E	Reserved - 0xD8C	Reserved - 0xD8A	Reserved - 0xD88	Reserved - 0xD86	Reserved - 0xD84	EQEP2_INT (eQEP2) 0xD82	EQEP1_INT (eQEP1) 0xD80
INT6.y	Reserved 0xD9E	Reserved 0xD9C	MXINTA (McBSP-A) 0xD9A	MRINTA (McBSP-A) 0xD98	MXINTB (McBSP-B) 0xD96	MRINTB (McBSP-B) 0xD94	SPITXINTA (SPI-A) 0xD92	SPIRXINTA (SPI-A) 0xD90
INT7.y	Reserved 0xDAE	Reserved 0xDAC	DINTCH6 (DMA6) 0xDAA	DINTCH5 (DMA5) 0xDA8	DINTCH4 (DMA4) 0xDA6	DINTCH3 (DMA3) 0xDA4	DINTCH2 (DMA2) 0xDA2	DINTCH1 (DMA1) 0xDA0
INT8.y	Reserved - 0xDBE	Reserved - 0xDBC	SCITXINTC (SCI-C) 0xDBA	SCIRXINTC (SCI-C) 0xDB8	Reserved - 0xDB6	Reserved - 0xDB4	I2CINT2A (I2C-A) 0xDB2	I2CINT1A (I2C-A) 0xDB0
INT9.y	ECAN1INTB (CAN-B) 0xDCE	ECAN0INTB (CAN-B) 0xDCC	ECAN1INTA (CAN-A) 0xDCA	ECAN0INTA (CAN-A) 0xDC8	SCITXINTB (SCI-B) 0xDC6	SCIRXINTB (SCI-B) 0xDC4	SCITXINTA (SCI-A) 0xDC2	SCIRXINTA (SCI-A) 0xDC0
INT10.y	Reserved 0xDDE	Reserved 0xDDC	Reserved 0xDDA	Reserved 0xDD8	Reserved 0xDD6	Reserved 0xDD4	Reserved 0xDD2	Reserved 0xDD0
INT11.y	Reserved 0xDEE	Reserved 0xDEC	Reserved 0xDEA	Reserved 0xDE8	Reserved 0xDE6	Reserved 0xDE4	Reserved 0xDE2	Reserved 0xDE0
INT12.y	LUF (FPU) 0xDFE	LVF (FPU) 0xDFC	Reserved 0xDFA	XINT7 Ext. Int. 7 0xDF8	XINT6 Ext. Int. 6 0xDF6	XINT5 Ext. Int. 5 0xDF4	XINT4 Ext. Int. 4 0xDF2	XINT3 Ext. Int. 3 0xDF0

Example – Timer0 Int

```

//*****
//
// FILE:      Example_2833xLedBlink.c
//
// TITLE:     DSP2833x eZdsp LED Blink Getting Started Program.
//
// ASSUMPTIONS:
//
//      This program requires the DSP2833x header files.
//
//
///// DESCRIPTION:
//
//      This example configures CPU Timer0 for a 500 msec period, and toggles the
//      LED.
//
//      Watch Variables:
//          CpuTimer0.InterruptCount
//
//      Monitor the LED blink on (for 500 msec) and off (for 500 msec) on the 2833x eZdsp.
//
//*****
// TI Release: 2833x/2823x Header Files and Peripheral Examples V133 $
// $Release Date: June 8, 2012 $
//*****

#include "DSP2833x_Project.h"    // Device Headerfile and Examples Include File

// Prototype statements for functions found within this file.
interrupt void cpu_timer0_isr(void);

void main(void)
{
    // Step 1. Initialize System Control:
    // PLL, WatchDog, enable Peripheral Clocks
    // This example function is found in the DSP2833x_SysCtrl.c file.
    InitSysCtrl();

    // Step 2. Initialize GPIO:
    // This example function is found in the DSP2833x_Gpio.c file and
    // illustrates how to set the GPIO to it's default state.
    // InitGpio(); // Skipped for this example

    // Step 3. Clear all interrupts and initialize PIE vector table:
    // Disable CPU interrupts
    DINT;

    // Initialize the PIE control registers to their default state.
    // The default state is all PIE interrupts disabled and flags
    // are cleared.
    // This function is found in the DSP2833x_PieCtrl.c file.
    InitPieCtrl();

    // Disable CPU interrupts and clear all CPU interrupt flags:
    IER = 0x0000;
}
```