


Chapter 3


Registers, Counters, Shift Registers

Process Control


MSI Quad Registers



Octal Register with Clock Enable




74163 4-bit Synchronous Parallel Counter




74163 State Table

Inputs				Current State				Next State			
/CLR	/LD	ENT	ENP	Q _D	Q _C	Q _B	Q _A	Q _D *	Q _C *	Q _B *	Q _A *
0	X	X	X	X	X	X	X	0	0	0	0
1	0	X	X	X	X	X	X	D	C	B	A
1	1	0	X	X	X	X	X	Q _D	Q _C	Q _B	Q _A
1	1	1	0	X	X	X	X	Q _D	Q _C	Q _B	Q _A
1	1	1	1	0	0	0	0	0	0	0	1
1	1	1	1	0	0	0	1	0	0	1	0
1	1	1	1	0	0	1	0	0	0	1	1
1	1	1	1	0	0	1	1	0	1	0	0
1	1	1	1	0	1	0	0	0	1	0	1
1	1	1	1	0	1	0	1	0	1	1	0
1	1	1	1	0	1	1	0	0	1	1	1
1	1	1	1	0	1	1	1	1	0	0	0
1	1	1	1	1	0	0	0	1	0	0	1
1	1	1	1	1	0	0	1	1	0	1	0
1	1	1	1	1	0	1	0	1	0	1	1
1	1	1	1	1	1	0	1	1	1	0	0
1	1	1	1	1	1	1	0	1	1	0	1
1	1	1	1	1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	0	0	0	0


Application - Free Running Modulo-16 Counter




Modulo-11 Counter [5,6, ..., 15, 5, 6, ...]



Modulo-11 Counter [0,1,2, ..., 10, 0, 1, ...]



74169 Up/Down Counter




UP/DN = 1 = up → RCO = 15
 UP/DN = 0 = down → RCO = 0

up down up
 Ex: 0,1,2, 1,0,15,14, 15,0,1,2
 ↓ ↓
 RCO RCO

Shift Registers

- Multi-bit register that moves data “sideways” left/right (1 bit/clock)



⇒ Often used to rearrange bits or Multiply/Divide by 2

MSI Shift Registers

