



Course Objectives Affected Write functionally correct and well-documented VHDL code, intended for either simulation or synthesis, of any combinational or sequential logic design. Define and use the three major styles of writing VHDL code (structural, dataflow, behavioral). Utilize Warp2, Active HDL (or Altera Max+Plus2) tools to simulate, synthesize, and implement, in the appropriate technology, any combinational or sequential logic design expressed in VHDL. Using ISR method to program and test a real circuit in Ultra37K-EVB evaluation board.

Inroduction

Ch 1 - 2

VHDL - Flaxer Eli



Purpose and Background of VHDL

• Problem

- Need a method to quickly design, implement, test, and document increasingly complex digital systems
- Schematics and Boolean equations inadequate for million-gate IC.

• Solution

- A hardware description language (HDL) to express the design
 Associated computer-aided design (CAD) or electronic design
- automation (EDA) tools for synthesis and simulation
- Programmable logic devices for rapid implementation of hardware
 Custom VLSI application specific integrated circuit (ASIC) devices for low-cost mass production

Inroduction

VHDL - Flaxer Eli

Ch 1 - 4

Purpose and Background of VHDL

• Two widely-used HDLs today

- VHDL
- Verilog HDL (from Cadence, now IEEE standard)
- VHDL Very High Speed Integrated Circuit (VHSIC) Hardware Description Language

• VHDL history

- Created by DOD to document military designs for portability
- IEEE standard 1076 (VHDL) in 1987
- Revised IEEE standard 1076 (VHDL) in 1993
- IEEE standard 1164 (object types standard) in 1993 (std_logic).
- IEEE standard 1076.3 (synthesis standard) in 1996 (numeric_std).

Inroduction

- IEEE standard 1076.4 (timing standard) in 1996 (VITAL).

VHDL - Flaxer Eli





Ch 1 - 1



Design Synthesis Process

- Define the design requirements
- Describe the design in VHDL
 - Top-down, hierarchical design approach
 - Code optimized for synthesis or simulation
- Simulate the VHDL source code
 - Early problem detection before synthesis
- Synthesize, optimize, and fit (place and route) the design for a device
 - Synthesize to equations and/or netlist
 - Optimize equations and logic blocks subject to constraints
 - Fit into the components blocks of a given device
- Simulate the post-layout design model
 - Check final functionality and worst-case timing
- Program the device (if PLD) or send data to ASIC vendor

Inroduction

Ch 1 - 8

VHDL - Flaxer Eli











Design Tool Flow

- Available CAD Tools Example:
 - Cypress Warp2
 - Altera Max+Plus2
 - Viewlogic Workview Office / Xilinx Xact
- Warp2 (available in the course)
 - VHDL synthesis for Cypress programmable logic devices
 - Fitter for CPLDs
 - Place and Route with static timing analyzer for FPGAs
 - JEDEC-format post-fit functional simulator for PLDs

Inroduction

Ch 1 - 12





Design Tool Flow Altera Max+Plus2 VHDL, AHDL, schematic entry Synthesis and fitter for Altera PLDs and FPGAs VHDL functional simulator and post-fit full-timing simulator Viewlogic Workview Office / Xilinx Xact VHDL, Verilog, schematic entry Synthesis for many vendors PLDs, FPGAs, and ASICs VHDL functional simulator and post-fit full-timing simulator Xilinx Xact place and route for Xilinx FPGAs

VHDL - Flaxer Eli

Inroduction

Ch 1 - 14

 Outline

 • Purpose and Background of VHDL

 • Design Synthesis Process

 • Design Tool Flow

 • VHDL Example and Styles













VHDL Example and Styles

- Levels of Abstraction (Architectural Styles):
- Behavioral
 - High level, algorithmic, sequential execution
 - Hard to synthesize well
 - Easy to write and understand (like high-level language code)
- Dataflow
 - Medium level, register-to-register transfers, concurrent execution
 - Easy to synthesize well
 - Harder to write and understand (like assembly code)
- <u>Structural</u>
 - Low level, netlist, component instantiations and wiring
 - Trivial to synthesize
 - Hardest to write and understand (very detailed and low level)

VHDL - Flaxer Eli

Inroduction

Summary

- VHDL and programmable logic are the best current solution for rapid design, implementation, testing, and documenting of complex digital systems.
- A standard 6-step design synthesis process is used with VHDL.
- The general flow of information through standard VHDL synthesis CAD tools was described.
- Features of the three VHDL CAD tools available (Warp2, Max+Plus2, and Workview) were presented.
- A VHDL code example was discussed and the three architectural styles of VHDL were defined.

VHDL - Flaxer Eli

Inroduction

Ch 1 - 20

Ch 1 - 19